Please use this identifier to cite or link to this item:
https://www.um.edu.mt/library/oar/handle/123456789/16625
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Borg, Nicholas Paul | |
dc.contributor.author | Debono, Carl James | |
dc.date.accessioned | 2017-02-18T17:49:30Z | |
dc.date.available | 2017-02-18T17:49:30Z | |
dc.date.issued | 2008-11 | |
dc.identifier.citation | Borg, N. P., & Debono, C. J. (2008). An FPGA implementation of an adaptive data reduction technique for wireless sensor networks. Workshop in Information and Communication Technology, Malta. 1-7. | en_GB |
dc.identifier.uri | https://www.um.edu.mt/library/oar//handle/123456789/16625 | |
dc.description.abstract | Wireless sensor networking (WSN) is an emerging technology that has a wide range of potential applications including environment monitoring, surveillance, medical systems, and robotic exploration. These networks consist of large numbers of distributed nodes that organize themselves into a multihop wireless network. Each node is equipped with one or more sensors, embedded processors, and low- power radios, and is normally battery operated. Reporting constant measurement updates incurs high communication costs for each individual node, resulting in a significant communication overhead and energy consumption. A solution to reduce power requirements is to select, among all data produced by the sensor network, a subset of sensor readings that is relayed to the user such that the original observation data can be reconstructed within some user-defined accuracy. This paper describes the implementation of an adaptive data reduction algorithm for WSN, on a Xilinx Spartan-3E FPGA. A feasibility study is carried out to determine the benefits of this solution. | en_GB |
dc.language.iso | en | en_GB |
dc.publisher | University of Malta | en_GB |
dc.rights | info:eu-repo/semantics/openAccess | en_GB |
dc.subject | Wireless sensor networks | en_GB |
dc.subject | Field programmable gate arrays | en_GB |
dc.subject | Energy consumption | en_GB |
dc.subject | Adaptive filters | en_GB |
dc.title | An FPGA implementation of an adaptive data reduction technique for wireless sensor networks | en_GB |
dc.type | conferenceObject | en_GB |
dc.rights.holder | The copyright of this work belongs to the author(s)/publisher. The rights of this work are as defined by the appropriate Copyright Legislation or as modified by any successive legislation. Users may access this work and can make use of the information contained in accordance with the Copyright Legislation provided that the author must be properly acknowledged. Further distribution or reproduction in any format is prohibited without the prior permission of the copyright holder. | en_GB |
dc.bibliographicCitation.conferencename | Workshop in Information and Communication Technology | en_GB |
dc.bibliographicCitation.conferenceplace | Malta, 2008 | en_GB |
dc.description.reviewed | peer-reviewed | en_GB |
Appears in Collections: | Scholarly Works - FacICTCCE |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
OA Conference Paper - The Implementation of an Adaptive Data Reduction Technique for Wireless Sensor Networks.2-8.pdf | An FPGA implementation of an adaptive data reduction technique for wireless sensor networks | 596.89 kB | Adobe PDF | View/Open |
Items in OAR@UM are protected by copyright, with all rights reserved, unless otherwise indicated.