Please use this identifier to cite or link to this item:
https://www.um.edu.mt/library/oar/handle/123456789/35261
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.date.accessioned | 2018-10-26T13:04:37Z | - |
dc.date.available | 2018-10-26T13:04:37Z | - |
dc.date.issued | 2018 | - |
dc.identifier.citation | Fiorentino, A. (2018). Design of a multistage noise shaping (MASH) converter using the 0.35 μm CMOS process (Bachelor's dissertation). | en_GB |
dc.identifier.uri | https://www.um.edu.mt/library/oar//handle/123456789/35261 | - |
dc.description | B.SC.(HONS)COMPUTER ENG. | en_GB |
dc.description.abstract | Delta-sigma modulators are responsible for moving noise out-of-band. Out of band noise is the noise contained outside audible frequencies. Audible frequencies range from 20Hz to 20kHz. Higher-order delta-sigma modulators have a steeper roll-off as in the more abrupt roll off in a higher order electronic filter. Instability issues may be resolved by using alternative structures such as the multi-stage noise shaping (MASH) delta-sigma converter. The principle of such delta-sigma converters is the quantisation error which is cancelled at each stage. The only quantisation error is left at the output of the final delta-sigma stage, which is passed through a discrete differentiator stage. It is fundamental to point out that the output of a MASH converter is not bitstream, but a PCM output with 2N discrete levels, where N is the number of stages in the MASH converter. The design of a folded-cascode OTA, the dynamic comparator and switched-capacitor circuit blocks are discussed, each of which are used in the structure of the Sigma-Delta (ΣΔ). The behaviour of a 1st order, 2nd order and 3rd order ΣΔM are fully analysed in Cadence Virtuoso using 0.35μm CMOS technology and the results are validated in Simulink. | en_GB |
dc.language.iso | en | en_GB |
dc.rights | info:eu-repo/semantics/restrictedAccess | en_GB |
dc.subject | Modulators (Electronics) | en_GB |
dc.subject | Electronic circuits | en_GB |
dc.subject | Metal oxide semiconductors, Complementary | en_GB |
dc.subject | Digital-to-analog converters | en_GB |
dc.title | Design of a multistage noise shaping (MASH) converter using the 0.35 μm CMOS process | en_GB |
dc.type | bachelorThesis | en_GB |
dc.rights.holder | The copyright of this work belongs to the author(s)/publisher. The rights of this work are as defined by the appropriate Copyright Legislation or as modified by any successive legislation. Users may access this work and can make use of the information contained in accordance with the Copyright Legislation provided that the author must be properly acknowledged. Further distribution or reproduction in any format is prohibited without the prior permission of the copyright holder. | en_GB |
dc.publisher.institution | University of Malta | en_GB |
dc.publisher.department | Faculty of Information and Communication Technology. Department of Communications and Computer Engineering | en_GB |
dc.description.reviewed | N/A | en_GB |
dc.contributor.creator | Fiorentino, Andrew | - |
Appears in Collections: | Dissertations - FacICT - 2018 Dissertations - FacICTCCE - 2018 |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
18BSCIT0002.pdf Restricted Access | 3.16 MB | Adobe PDF | View/Open Request a copy |
Items in OAR@UM are protected by copyright, with all rights reserved, unless otherwise indicated.