Please use this identifier to cite or link to this item:
https://www.um.edu.mt/library/oar/handle/123456789/17831
Title: | VHDL implemetation of a DMX512 decoder on a FPGA |
Authors: | Attard, Nicholas Camilleri, Steve Drago, Roberto Hili, Maverick Casha, Owen Gatt, Edward Grech, Ivan |
Keywords: | Field programmable gate arrays Computer hardware description languages Microcontrollers Computer network protocols |
Issue Date: | 2011 |
Publisher: | Institute of Electrical and Electronics Engineers Inc. |
Citation: | Attard, N., Camilleri, S., Drago, R., Hili, M., Casha, O., Gatt, E., & Grech, I. (2011). VHDL implemetation of a DMX512 decoder on a FPGA. 17th IEEE International Conference on Electronics, Circuits and Systems, Athens. 710-713. |
Abstract: | This paper presents the hardware implementation and verification of an FPGA-based DMX512 decoder using VHDL as a Hardware Description Language. The implementation is proposed to provide a single chip solution to decode the DMX512 serial data generated from a control desk, whilst providing control data and processing mechanisms on the same chip. In particular, such an FPGA solution would be superior to a microcontroller counterpart in a scenario where a large number of integrated chips need to communicate together to perform their respective tasks. Moreover, more than one system can be implemented on the same FPGA chip thus reducing costs and physical size. As a proof of concept, the developed architecture is applied to a laser-based light pattern projection system. |
URI: | https://www.um.edu.mt/library/oar//handle/123456789/17831 |
Appears in Collections: | Scholarly Works - FacICTMN |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
VHDL IMPLEMENTATION OF A DMX512 DECODER ON AN FPGA.pdf Restricted Access | VHDL implemetation of a DMX512 decoder on a FPGA | 967.92 kB | Adobe PDF | View/Open Request a copy |
Items in OAR@UM are protected by copyright, with all rights reserved, unless otherwise indicated.